
基于FPGA的北斗B1频点接收机基带信号处理器设计
The Design of FPGA-based Baseband Signal Processor for BeiDou Receiver on B1 Frequency
{{custom_ref.label}} |
{{custom_citation.content}}
{{custom_citation.annotation}}
|
/
〈 |
|
〉 |